Concurrent Checking and Unidirectional Errors in Multiple-Valued Circuits
نویسندگان
چکیده
This paper examines the concept of unateness for multiple-valued logic circuits, and its usefulness for concurrent checking through the use of unidirectional error-detecting codes. Three such codes are adapted for multiple-valued logic, and the set of operators which provide an internally unate circuit are described. For each code, modiications are also provided to incorporate testing for primary input faults. Some area overhead evaluations are performed using benchmarks implemented on binary and quaternary programmable logic arrays.
منابع مشابه
Non-redundant Scheme for Arbitrary Error Detection in Combinational Circuits
The paper deals with synthesis technique for designing circuits with on-line errors detection. We present a new technique of designing a concurrently checking functional circuit by partitioning the circuit into two independent sub-circuits. The technique does not require any redundant coding variables. Instead, we propose to utilize some input variables. These variables are transferred directly...
متن کاملDesign and Implementation of MOSFET Circuits and CNTFET, Ternary Multiplier in the Field of Galois
Due to the high density and the low consumption power in the digital integrated circuits, mostly technology of CMOS is used. During the past times, the Metal oxide silicon field effect transistors (MOSFET) had been used for the design and implementation of the digital integrated circuits because they are compact and also they have the less consumption power and delay to the other transistors. B...
متن کاملDesign and Implementation of MOSFET Circuits and CNTFET, Ternary Multiplier in the Field of Galois
Due to the high density and the low consumption power in the digital integrated circuits, mostly technology of CMOS is used. During the past times, the Metal oxide silicon field effect transistors (MOSFET) had been used for the design and implementation of the digital integrated circuits because they are compact and also they have the less consumption power and delay to the other transistors. B...
متن کاملLogic synthesis of multilevel circuits with concurrent error detection
This paper presents a procedure for synthesizing multilevel circuits with concurrent error detection. All errors caused by single stuck-at faults are detected using a parity-check code. The synthesis procedure (implemented in Stanford CRC's TOPS synthesis system) fully automates the design process and reduces the cost of concurrent error detection compared with previous methods. An algorithm fo...
متن کاملLogic Synthesis of Multilevel Circuits with Concurrent Error Detection - Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
This paper presents a procedure for synthesizing multilevel circuits with concurrent error detection. All errors caused by single stuckat faults are detected using a parity-check code. The synthesis procedure (implemented in Stanford CRC’s TOPS synthesis system) fully automates the design process, and reduces the cost of concurrent error detection compared with previous methods. An algorithm fo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1992